Exercize 1

Design the combinational circuit with 4-bit input a, b, c, d, 1-bit output Z, and the following specifications:

- Z = 1 if ab > cd (ab is larger than cd)
- Z = 0 if ab < cd (ab is smaller than cd)
- Z is a "Don't care" condition if ab = cd
- Highlight the following steps:
- a) Find the truth table of the required logic function
- b) Minimize the function in Sum of Products (SOP) form using Karnaugh map method
- c) Draw the corresponding logic circuit

d) Realize the logic function through the 8-to-1 line-mux in the figure. Clearly indicate how a, b, c, d, and Z should be connected to the mux data inputs (I_0 , I_1 , I_2 , I_3 , I_4 , I_5 , I_6 , I_7), selection inputs (S_2 , S_1 , S_0), and output (Y).



Solution Exercize 1:

a) Truth table

а	b	с	d	Z
0	0	0	0	Х
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	1
0	1	0	1	Х
0	1	1	0	0
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1
1	0	1	0	Х
1	0	1	1	0
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	Х

b) Minimization with Karnaugh-map

i∖cd i i i							
a b	00	01	11	10			
0 0	X	0	0,	02			
01	1,	X 5	0,7	0 6			
11	1	1	X _15	1_14			
10	1	1	0_11	X			
			i i				

One possible minimized form is

 $Z=a\bar{c}+\bar{c}\bar{d}+a\bar{d}$

d) Implementation with 8-to-1 line-mux (note: due to don't care conditions, there is more than one correct implementation)



Exercize 2

Using a Mealy-type machine, design a digital system with 1-bit input X and 1-bit output Z recognizing the input sequence "1110". The output Z must go to '1' as soon as the system receives at the input the last bit of the correct sequence; output Z must be '0' if the correct sequence is not recognized. Use positive edge triggered D-Flip-Flops.

Perform the following steps:

- a) Draw the state diagram of the system
- b) Find the state transition and output table

c) What is the minimum number of bits needed to represent the states of the system? How many flilp-flops are needed to implement the system using a 1-hot encoding representation for the states?

d) Write a VHDL code (at your choice) to describe the circuit

NOTE: synthesis of the sequential circuit is not required!

Solution Exercize 2:

a) State diagram

1/0 RESET 10 10 10 53 SC 20 0 00 0/1

b) State transition and output table

Present	Future state		Output Z	
state	X = 0	X = 1	X = 0	X = 1
S ₀	S ₀	S ₁	0	0
S ₁	S ₀	S ₂	0	0
S ₂	S ₀	S₃	0	0
S ₃	S ₀	S₃	1	0

c) The minimum number of bits needed to represent the states of the system is 2.

4 filp-flops are needed to implement the system using a 1-hot encoding representation for the states.

d) A possible VHDL description is a behavioral one:

```
library IEEE;
use IEEE.std logic 1164.all;
entity seq rec is
      port (clk, rst, X: in std logic;
                    Z: out std logic);
end seq rec;
architecture beh of seq rec is
      type state_type is (S0, S1, S2, S3);
      signal state, next_state: state_type;
begin
-- Process 1: Updates state and implements asynchronous reset
      state_register: process (rst, clk)
      begin
            if (rst = '1') then
                  state <= S0;</pre>
            elsif (clk'event and clk = '1') then
                  state <= next state;</pre>
            end if;
      end process;
```

```
-- Process 2: Computes the next state (function of input and present state)
      next state comb: process (X, state)
      begin
      case state is
            when SO =>
                  if X = '0' then
                        next state <= S0;</pre>
                   else
                         next_state <= S1;</pre>
                   end if;
            when S1 =>
                  if X = '0' then
                        next state <= S0;</pre>
                   else
                        next state <= S2;</pre>
                   end if;
            when S2 =>
                  if X='1' then
                        next state <= S3;</pre>
                   else
                        next state <= S0;</pre>
                   end if;
            when S3 =>
                  if X='0' then
                        next_state <= S0;</pre>
                   else
                        next state <= S3;</pre>
                   end if;
      end case;
      end process;
-- Process 3: calculates the output (function of input and state)
      output_comb: process (X, state)
      begin
            if (state = S3 and X='0') then
                  Z <= '1'
            else
                  Z <= '0';
            end if;
      end process;
end beh;
```